Vector VEC139 Spezifikationen Seite 152
- Seite / 268
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
CHAPTER 8: TIMING ANALYSIS
PERFORMING TIMING ANALYSIS IN THE QUARTUS II SOFTWARE
ALTERA CORPORATION INTRODUCTION TO QUARTUS II ■ 145
You can specify I/O timing requirements by including these paths as part of
the clock analysis and using the Input Maximum Delay, Input Minimum
Delay, Output Maximum Delay, or Output Minimum Delay assignments
to specify delays based on external device timing, or you can specify I/O
timing by using the traditional t
SU
requirement, t
CO
requirement, and/or
t
H
requirement timing assignments. Both types of I/O timing requirements
ultimately produce similar results through different methods.
Using the Settings dialog box or the Timing wizard, you can specify the
following timing requirements and other options:
■ Overall frequency requirement for the project, or settings for individual
clock signals
■ Delay requirements, minimum delay requirements, and path-cutting
options
■ Reporting options, including the number of source and destination
registers and exclude paths
■ Timing-driven compilation options
■ Options for setup (recovery) and hold (removal) checks on timing paths
that have an asynchronous clear, preset, or load signal.
Specifying Project-Wide Timing Settings
Project-wide timing settings include maximum frequency, setup time, hold
time, clock-to-output delay and pin-to-pin delay, and minimum timing
requirements. You can also set project-wide clock settings and multiple
clock domains, and path-cutting options.
Table 1. Project-Wide Timing Settings (Part 1 of 2)
Requirement Description
f
MAX
(maximum frequency) The maximum clock frequency that can be achieved
without violating internal setup (t
SU
) and hold (t
H
) time
requirements.
t
SU
(clock setup time) The length of time for which data that feeds a register
via its data or enable input(s) must be present at an input
pin before the clock signal that clocks the register is
asserted at the clock pin.
- Introduction to 1
- Contents 3
- TABLE OF CONTENTS 4
- Documentation Conventions 9
- Terminology 10
- Design Flow 11
- Introduction 12
- CHAPTER 1: DESIGN FLOW 13
- Quartus II Help 16
- EDA Tool Design Flow 20
- EDA TOOL DESIGN FLOW 21
- HAPTER 1: DESIGN FLOW 22
- OOL DESIGN FLOW 22
- Command-Line Design Flow 26
- Command-Line Executables 27
- OMMAND-LINE DESIGN FLOW 28
- COMMAND-LINE DESIGN FLOW 30
- Using Standard Command-Line 33
- Commands & Scripts 33
- Using Tcl Commands 34
- Creating Makefile Scripts 37
- Planning 40
- Design Entry 43
- Creating a Project 45
- CHAPTER 2: DESIGN ENTRY 46
- CREATING A PROJECT 46
- Using Revisions 47
- Creating a Design 53
- CREATING A DESIGN 54
- Using Altera Megafunctions 57
- Megafunctions 58
- Using the MegaWizard Plug-In 59
- Inferring Megafunctions 61
- USING ALTERA MEGAFUNCTIONS 62
- Instantiation by Inference 63
- Constraint Entry 65
- Using the Assignment Editor 67
- CHAPTER 3: CONSTRAINT ENTRY 68
- USING THE ASSIGNMENT EDITOR 68
- Using the Pin Planner 69
- Using the Settings Dialog Box 70
- USING THE SETTINGS DIALOG BOX 71
- Assigning Design Partitions 72
- Design Partitions Window 73
- Importing Assignments 74
- Verifying Pin Assignments 75
- VERIFYING PIN ASSIGNMENTS 76
- Synthesis 77
- VHDL Integrated Synthesis 79
- CHAPTER 4: SYNTHESIS 80
- HAPTER 4: SYNTHESIS 83
- Attributes 85
- Optimization Options 88
- Place & Route 98
- CHAPTER 5: PLACE & ROUTE 100
- INTRODUCTION 100
- Compilation 101
- Analyzing Fitting Results 102
- ANALYZING FITTING RESULTS 103
- File to View Fitting Results 104
- Analyze Results 105
- Design Reliability 107
- Optimizing the Fit 108
- Setting Fitter Options 109
- OPTIMIZING THE FIT 110
- Back-Annotation 118
- Block-Based Design 121
- CHAPTER 6: BLOCK-BASED DESIGN 123
- Using LogicLock Regions 124
- USING LOGICLOCK REGIONS 125
- Down Incremental Compilation 127
- Assignments 130
- Simulation 134
- The ModelSim-Altera Software 136
- design 136
- Settings 137
- CHAPTER 7: SIMULATION 138
- EDA Simulation Flow 139
- NativeLink Simulation Flow 140
- Manual Timing Simulation Flow 140
- Simulation Libraries 141
- HAPTER 7: SIMULATION 142
- Simulating Designs with the 143
- Quartus II Simulator 143
- Creating Waveform Files 145
- Using the Simulator Tool 146
- Timing Analysis 148
- Quartus II Software 150
- CHAPTER 8: TIMING ANALYSIS 151
- Performing a Timing Analysis 155
- Performing an Early Timing 157
- Estimate 157
- Using the Report Window 159
- Using EDA Tools 164
- Using the PrimeTime Software 166
- Using the Tau Software 167
- Timing Closure 168
- CHAPTER 9: TIMING CLOSURE 170
- Making Assignments 172
- Achieve Timing Closure 174
- Soft LogicLock Regions 177
- Path-Based Assignments 177
- Figure 5. Paths Dialog Box 178
- Power Analysis 180
- PowerPlay Power Analyzer 181
- CHAPTER 10: POWER ANALYSIS 182
- Estimator 185
- HAPTER 10: POWER ANALYSIS 186
- Programming & 187
- Configuration 187
- Converting Programming Files 196
- Debugging 201
- Using the SignalTap II Logic 203
- Analyzer 203
- Logic Analyzer 204
- CHAPTER 12: DEBUGGING 205
- Analyzing SignalTap II Data 209
- Using SignalProbe 211
- USING SIGNALPROBE 212
- Using the In-System Memory 214
- Content Editor 214
- Map Viewer 216
- Using the Chip Editor 217
- Thirteen 218
- Fourteen 227
- PECIFYING ADDITIONAL SETTINGS 231
- System-Level Design 233
- Creating SOPC Designs with 236
- SOPC Builder 236
- Generating the System 237
- DSP Builder 238
- Instantiating Functions 239
- Generating Simulation Files 239
- Generating Synthesis Files 239
- Software Development 241
- MegaWizard Plug-In 245
- Quartus II 245
- Software Builder 245
- ■ Raw Binary Files (.rbf) 246
- ■ SRAM Object Files (.sof) 246
- ■ Tabular Text Files (.ttf) 246
- Seventeen 250
- ■ Mentor Graphics 252
- ■ Altera Quartus II software 252
- Getting Technical Support 254
- Altera.com account 255
- Eighteen 256
- Getting Online Help 257
- Other Quartus II Software 259
- Documentation 259
- Other Altera Literature 260
- OTHER ALTERA LITERATURE 261
Verwandte Produkte und Handbücher für Arbeitsscheinwerfer Vector VEC139
Yamaha Computer Hardware mLan Interface Card Handbücher
Bedienungsanleitungen und Benutzerhandbücher für Audiokarten Yamaha Computer Hardware mLan Interface Card.
Wir stellen 1 PDF-Handbücher Yamaha Computer Hardware mLan Interface Card zum kostenlosen herunterladen nach Dokumenttypen zur Verfügung Bedienungsanleitung
Yamaha Computer Hardware mLan Interface Card Bedienungsanleitung (17 Seiten)
Marke: Yamaha | Kategorie: Audio cards | Größe: 0.34 MB |
Inhaltsverzeichnis
Weitere Produkte und Handbücher für Audiokarten Yamaha
| Modelle | Dokumententyp |
|---|---|
| mLAN Driver |
Bedienungshandbuch
Yamaha mLAN Driver Owner's Manual,
16 Seiten
|
| AIC128-D Driver |
Installationsanleitung
Yamaha AIC128 Installation guide,
5 Seiten
|
| CRW4001t |
Bedienungsanleitung
Yamaha CRW4001t User's Manual,
24 Seiten
|
| V3 |
Betriebsanweisung
Dante Controller User Guide,
84 Seiten
|
| V3 |
Betriebsanweisung
Yamaha Dante Controller V3.5.x User Guide,
84 Seiten
|
| V3 |
Bedienungsanleitung
Yamaha Dante Controller V3.5.x ユーザーガイド,
84 Seiten
|
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.037 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern